首页> 外文OA文献 >Design Method for Constant Power Consumption of Differential Logic Circuits
【2h】

Design Method for Constant Power Consumption of Differential Logic Circuits

机译:差分逻辑恒功耗的设计方法   电路

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

Side channel attacks are a major security concern for smart cards and otherembedded devices. They analyze the variations on the power consumption to findthe secret key of the encryption algorithm implemented within the security IC.To address this issue, logic gates that have a constant power dissipationindependent of the input signals, are used in security ICs. This paper presentsa design methodology to create fully connected differential pull down networks.Fully connected differential pull down networks are transistor networks thatfor any complementary input combination connect all the internal nodes of thenetwork to one of the external nodes of the network. They are memoryless andfor that reason have a constant load capacitance and power consumption. Thistype of networks is used in specialized logic gates to guarantee a constantcontribution of the internal nodes into the total power consumption of thelogic gate.
机译:边道攻击是智能卡和其他嵌入式设备的主要安全问题。他们分析了功耗的变化,以找到在安全IC中实施的加密算法的秘密密钥。为了解决此问题,安全IC中使用了具有恒定功耗的逻辑门,这些功耗与输入信号无关。本文介绍了一种创建完全连接的差分下拉网络的设计方法。完全连接的差分下拉网络是晶体管网络,对于任何互补输入组合,该网络都将网络的所有内部节点连接到网络的一个外部节点。它们是无记忆的,因此具有恒定的负载电容和功耗。在专用逻辑门中使用这种类型的网络,以确保内部节点对逻辑门的总功耗的恒定贡献。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号